I. INTRODUCTION
The continuing effort to reduce metal-oxidesemiconductor ͑MOS͒ device dimensions has led to considerable interest in silicon oxide 1 (SiO 2 ) and silicon oxide/ silicon nitride 2,3 ͑Si 3 N 4 ) layered films with an equivalent oxide thickness t ox-eq Ͻ3 nm for advanced gate dielectrics. Similarly, to maintain proper device scaling and to avoid the effects of gate electrode depletion, attention is being focused on advanced gate materials such as metallic titanium nitride [4] [5] [6] [7] [8] (TiN x ) as a possible replacement for heavily doped polycrystalline silicon. However, before such materials can be incorporated into device production they must be shown to be compatible with the other materials and with subsequent process conditions required for fabrication. Of particular concern is the possibility of chemical reaction at the interface between these advanced dielectric and gate materials at elevated temperatures. 9, 10 For example, the gate metal/ dielectric interface must be able to withstand rapid thermal annealing ͑RTA͒ temperatures of at least 800-1000°C which are required to activate dopants in source and drain structures.
In this article, the interface formation between reactively sputtered TiN x metallic films and SiO 2 or SiO 2 /Si 3 N 4 dielectric layers prepared by low-temperature remote plasma enhanced chemical vapor deposition ͑RPECVD͒ is investigated as well as the chemical stability of these interfaces following on-line RTA treatments up to 850°C. The evolution of the TiN x /SiO 2 and TiN x /Si 3 N 4 interfaces is investigated from their initial formation at the monolayer level to the buried interface by interrupted film growth using on-line Auger electron spectroscopy ͑AES͒. The stability of TiN x /SiO 2 and TiN x /Si 3 N 4 interfaces against reaction during RTA treatments at temperatures below 850°C is also established by on-line AES. Finally, capacitance-voltage (C -V) characteristics of MOS capacitors employing TiN x gate electrodes with ultrathin single layer SiO 2 and dual layer SiO 2 /Si 3 N 4 gate dielectrics are presented. These C -V results are compared with similar MOS devices made using Al gate contacts.
II. EXPERIMENT
Interrupted growth and chemical stability experiments were conducted on 3 in. p-type Si͑100͒ wafers on which either a single layer SiO 2 dielectric or a dual layer SiO 2 /Si 3 N 4 dielectric stack was deposited. In both cases, the SiO 2 layer was 5 nm thick and was prepared by a two-step plasma assisted oxidation/RPECVD process 1 which is described in detail elsewhere. The Si 3 N 4 layer was 3 nm thick and was deposited by RPECVD with NH 3 and SiH 4 source gases injected downstream 2, 11, 12 at a ratio of 10:1. Prior to TiN x deposition, the SiO 2 and SiO 2 /Si 3 N 4 dielectric layers were subjected to a 30 s RTA treatment at 900°C to improve their electrical properties by reducing bond defects. 13, 14 This bonding rearrangement was verified by Fourier transform infrared ͑FTIR͒ spectroscopy.
Metallic TiN x films were deposited at room temperature by reactive dc magnetron sputtering of a 99.9% Ti target at 50 W with a 5:1 mixture of 99.999% Ar and 99.999% N 2 at a chamber pressure of 6 mTorr. Several ultrathin TiN x layers were deposited sequentially and AES spectra collected until the Si LVV Auger peak could no longer be observed, indicating that the interface had been buried. Thicker TiN x layers ͑each about 0.5-1.0 nm͒ were then added until bulk characteristics were observed. To study the chemical stability of the metal/dielectric interfaces, a 0.6-1.0 nm thick TiN x layer was deposited on SiO 2 or SiO 2 /Si 3 N 4 and annealed in vacuum for 180 s in 100°C steps from 350 to 850°C. Following each on-line RTA treatment, AES spectra were collected.
MOS capacitors were prepared on n-type Si͑100͒ wafers with ultrathin SiO 2 or SiO 2 /Si 3 N 4 dielectrics and TiN x or Al gate electrodes. The wafers were cleaned, a thermal field a͒ Electronic mail: claflin@ncsu.edu oxide was grown and patterned, and the active area wet chemically etched. The wafers were cleaned again prior to RPECVD deposition of a 3.5 nm SiO 2 gate dielectric or a 2.0 nm SiO 2 /2.0 nm Si 3 N 4 dielectric bilayer. The wafers were patterned for liftoff and a 50 nm TiN x or 100 nm Al gate electrode deposited by sputtering. A 100 nm thick Al layer was sputtered on top of the TiN x gate to facilitate external contact. Liftoff was performed, Al back contacts evaporated, and the samples were annealed at 300°C in H 2 for 1800 s. Standard high frequency ͑100 kHz͒ C -V measurements were conducted to determine the device characteristics.
III. RESULTS AND DISCUSSION
To evaluate the integration of TiN x and RPECVD dielectrics with existing Si technology and process flows it is critical to use optimal preparation conditions for these new materials. It has been shown 13 previously that a 15 s, 900°C RTA treatment improves the dielectric quality of RPECVD SiO 2 films by reducing the amount of suboxide ͑SiO x with xϽ2͒ at the Si/SiO 2 interface and hence the number of electrically active dangling bond defects. A similar improvement in the dielectric reliability of RPECVD Si 3 N 4 films occurs 14 by annealing at 900°C for 30 s and can be monitored with FTIR as seen in Fig. 1 . The spectrum displays three main features: a Si-N asymmetric stretching mode at approximately 850 cm . Figure 1 shows a decrease in the intensity of SiN-H bending and stretching modes while the Si-N asymmetric stretch increases from as-deposited levels following a 900°C RTA treatment. These changes in the IR spectra have recently been explained 14 as resulting from a conversion of correlated Si-H and SiN-H dangling bonds into Si-N network bonds.
SiO 2 and SiO 2 /Si 3 N 4 dielectric films optimized in this fashion were used to study the interface formation, growth, and chemical stability of TiN x . Derivative AES spectra demonstrating the growth of TiN x on RPECVD SiO 2 are provided in Fig. 2 with the relevant Auger transitions indicated. The bottom curve shows the spectrum for the bare SiO 2 dielectric layer. The vertical offset of subsequent curves corresponds to the integrated TiN x sputtering time elapsed, indicated by the right-hand axis. Film thickness was estimated from the bulk deposition rate of 1.0 nm/min which was determined by cross-sectional scanning electron microscopy on thick samples.
A quantative difficulty which arises in the TiN x system is that the Ti LVV and N KVV AES peaks overlap [15] [16] [17] at 385 eV; however the Ti LM V feature at 420 eV does not suffer from this deficiency. For TiN x , the Ti LVV ϩN KVV and Ti LM V features exhibit a peak to peak intensity ratio that is about 2:1. In contrast, for pure Ti the intensity of these two peaks would be nearly equal. 8 In Fig. 2 the Ti LVV ϩN KVV feature is seen to form and grow on SiO 2 as additional layers of TiN x are added and the intensity of this peak is always about twice that of Ti LM V . This asymmetry in these peak intensities, which occurs even for submonolayer coverage, indicates that TiN x grows directly on SiO 2 without the need for an intermediate Ti seed layer. The Si LVV peak intensity at 76 eV decreases as successive TiN x layers are deposited and disappears entirely for a metal thickness greater than about 0.8 nm. The O KVV peak near 510 eV also initially decreases; however a small amount of parasitic oxygen is always observed even after the TiN x /SiO 2 interface is completely buried and bulk TiN x features are observed. Figure 3 shows similar derivative AES spectra for interrupted TiN x growth on Si 3 N 4 . Because the dielectric contains nitrogen, the initial development of the Ti LVV ϩN KVV feature is impossible to observe. However, the Ti LM V peak evolution on Si 3 N 4 is similar to the behavior observed in Fig. 2 on SiO 2 and suggests that TiN x grows directly on Si 3 N 4 without a buffer layer. The Si LVV peak intensity in Fig. 3 is diminished by successive TiN x layers and disappears above about 0.8 nm as expected. The decrease of the Si LVV peak intensity normalized to its value in the bare dielectric is plotted on a log scale as a function of TiN x deposition time in Fig. 4 for both the SiO 2 and the SiO 2 /Si 3 N 4 substrates. In both cases the intensity decreases exponentially with TiN x thickness although the slopes differ by about a factor of 2. This exponential decrease of the Si LVV peak intensity with TiN x thickness indicates uniform layer growth on both SiO 2 and Si 3 N 4 . The difference in the slopes of these curves corresponds to different deposition rates due to target aging. Detailed kinetics of the interface formation and morphology of the TiN x layer in each case require further investigation.
Derivative AES spectra for TiN x /SiO 2 and TiN x /Si 3 N 4 interfaces subjected to on-line RTA treatments up to 850°C are shown in Figs. 5 and 6, respectively. In both cases, a minimal thickness of TiN x was deposited to bury the interface, reducing the Si LVV peak intensity to nearly zero. Only minor changes in the AES spectra for both TiN x /SiO 2 and TiN x /Si 3 N 4 interfaces are observed below 850°C and are most likely the result of slight variations in thickness of the TiN x overlayer. Following the 850°C anneal, however, the Si LVV peak intensity increases substantially for the TiN x /SiO 2 interface and modestly for TiN x /Si 3 N 4 . The fact that these changes in the AES spectra occur at the same temperature for both dielectrics suggests that decomposition of TiN x begins at 850°C. The dramatic change in the TiN x /SiO 2 interface compared to that of TiN x /Si 3 N 4 indicates that the metal chemically reacts with the underlying SiO 2 layer but does not interact with Si 3 N 4 . The details of this reaction and the chemical structure that results, including the possible formation of a titanium silicide layer, still need to be elucidated.
High frequency C -V characteristics for MOS capacitors using TiN x and Al gates on ultrathin RPECVD SiO 2 dielectrics are shown in Fig. 7 . The flatband voltage for the TiN x gate is shifted by ⌬⌽ϭ0.5Ϯ0.1 eV above Al. A similar shift ⌬⌽ϭ0.4Ϯ0.1 eV is observed in Fig. 8 for capacitors with TiN x and Al gates on a SiO 2 /Si 3 N 4 bilayer. In each case, the flatband voltage shift results from the work function difference of the two metals. Using the known 18 barrier height of 3.2 eV for Al on SiO 2 , the observed flatband voltage shift gives a barrier height of ⌽ b ϭ3.7Ϯ0.1 eV for TiN x /SiO 2 , in agreement with previous studies. 8 Comparing the two devices with TiN x gates, there is an additional flatband voltage shift ⌬⌽ϭ0.3 eV between the capacitors using SiO 2 and SiO 2 /Si 3 N 4 dielectrics as seen in Fig. 9 . This flatband voltage shift is not due to a work function difference between the contacts since the same gate metal and substrate were used in each device. Instead, this difference in flatband voltage must result from fixed positive charge in the dielectric. However, since the wafers were processed in parallel and subjected to the same treatments at each step except for deposition of the dielectric layer, it is assumed that this fixed positive charge is intrinsic to the dielectric and does not result from device processing. The most likely source of this fixed charge is an interface dipole layer in the dielectric. Recent calculations 19 suggest that dipole layers between Si/SiO x and Si/Si 3 N 4 interfaces may account for the observed flatband voltage shift.
IV. CONCLUSIONS
As MOS device dimensions are reduced, the impact of interface physics on their operation and performance increases dramatically. Understanding, controlling, and optimizing interface properties will be critical to continued de- vice scaling. In particular, issues relating to the integration of novel gate dielectrics and gate metals with existing Si technology and process flows must be investigated and verified.
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